Previous

Why is the loop instruction slow? Couldn't Intel have implemented it efficiently?

performancecpu-architectureassemblyx86intel
Show Solution

Micro fusion and addressing modes

cpu-architectureassemblyx86inteliaca
Show Solution

How exactly do partial registers on Haswell/Skylake perform? Writing AL seems to have a false dependency on RAX, and AH is inconsistent

cpu-architectureassemblyx86micro-optimizationintel
Show Solution
Next

More Tags

git-mergeprototypal-inheritanceonbeforeunloadoperating-systemgaps-and-islandsdistinct-valuessemanticsprimefacessplauto-incrementtwitter-bootstrap-3dependency-injectioncordovadpimicro-optimizationhammingweightword-boundarysubdomainprologsyntactic-sugar